



# **Design for E-Beam (DFEB)**

#### A Novel Approach to EBDW Throughput Enhancement for Volume Production

## (CONTENTS)

- Introduction
- DFEB design flow
- EB friendly design
- 65nm LP test chip design & results
- Printed image & coulomb interaction
- Shot count reduction & throughput enhancement
- Conclusion

Takashi Maruyama, S. Sugatani, H. Tsuchikawa, <sup>\*1</sup>H. Hoshino, <sup>\*1</sup>Y. Machida, <sup>\*1</sup>M. Ito, <sup>\*2</sup>H. Tago, <sup>\*3</sup>L. Chau, <sup>\*3</sup>S. Lee, <sup>\*4</sup>H. Komami

e-Shuttle, Inc., <sup>\*1</sup>Fujitsu Microelectronics Limited, <sup>\*2</sup>D2S KK, <sup>\*3</sup>D2S Inc., <sup>\*4</sup>ADVANTEST Corporation





# Introduction

• Rising mask costs threaten the profitability of future custom LSI especially for 65nm node and beyond.



150-180nm = 130nm = 90nm = 65nm = 45nm

(Our identity)

Extend the business opportunities by providing less cost products with EB lithography







The ordinal shot count reduction with CP is by the recognition of repeatability
 Nevertheless the reduction efficiency is limited to around 4 times



DFEB (Design for Electron Beam)

EB friendly design layout data by tracing back to upstream design flow





**DFEB Design Flow** 

CP friendly design





# **DFEB Customization – Common Base Cell -**

- Common component is a base structure to create new cell
- These components are put on the stencil mask as character
- With the recombination of these components, several new function cells can be created

### **More cell variations with less characters**







## **DFEB Cell Customization Using Partial CP Conversion**



**IDVANTEST** 



FU





• Makes EBDW practical for low volume production



# **Test Chip Design Overview**



 $\checkmark$  Test Chips were designed with both of DFEB library and Fujitsu original library

 $\checkmark$  The practical Si was evaluated by function and power test



# **Character Layout for 65nm LP DFEB Design was Fixed**

# Diffusion (active)

#### Metal-1





#### Contact

·····;;;			
· · · · · · · · · · ·	: : : :	:. : : :	
	- 1: 1: 	·* · :	







# **Test Chip Cell Library Usage**



#### DFEB standard cell(SC) library is overlaid with the original library

- ✓ DFEB overlay library has a selected lineup in order to meet the number of character limits on a stencil mask.
- ✓ DFEB overlay library co-exists with the original library so that a designer can choose an original cell for better compatibility if necessary.

## *e Shuttle* Test Chip Results Show Acceptable DFEB Area Increase



✓ Area increase at chip level is as low as 3% at 250MHz clock frequency point. ⇒We think it is permissibly low for practical use.

# Test Chip Passes Function and Power Tests





We have proved the DFEB design methodology available for production

# eShuttle DFEB Character Exposure Results 1



✓ All images are obtained by one CP shot which show good character count reduction



#### **DFEB Character Exposure Results 2** e Shuttle



✓ All images are obtained by one CP shot which show good resolution



# Active

**SRAM** 

Contact



**SRAM** 

Metal-1

45nm node proto



**SRAM** 

14 **EIPBN 2009** 





# **Coulomb Interaction**



Correlation between CD dose margin and opening area is estimated



# *eshuttle* Shot Count Reduction with DFEB Validated **D**<sub>2</sub>S (65nmTEST-CHIP)



Shot count reduction rate with DFEB is about 10x that of VSB's
Especially application to gate layer is effective at the value of 20x
Shot count reduction efficiency is fairly well at standard cell part



# Exposure Time Estimation Results (65nmTEST-CHIP)



Exposure time with DFEB is about 1/8 that of VSB's
Especially application to gate layer is effective 1/16





## Conclusions



- 1. A 65nm test chip using DFEB design methodology was successfully designed, fabricated, and evaluated.
- 2. The test chip with DFEB shows identical function and runs at the same clock speed with the reference chip.
- 3. The CP exposure result with DFEB stencil shows good resolution performance to 45nm technology node.
- 4. Degradation of margin by coulomb interaction was estimated and available CP opening area was decided.
- 5. Shot count expectations were met and 10x was obtained for the test chip for diffusion, gate, contact, and Metal1 layers.

We have proved the DFEB available for small volume production







Takashi Maruyama e-Shuttle Inc. E-mail : <u>marutaka@jp.fujitsu.com</u>



# Thank you !

# Acknowledgement

All the persons concerned

Fujitsu Microelectronics Limited, D2S KK, D2S Inc., ADVANTEST Corporation





